





# SYNC




Rvs 2 Schemat ideowy zasilacza i układu odchylenia chassis | 6.2.




A  
B  
C  
D  
E  
F  
G  
H




2V / div AC  
5ms / div




5V / div AC  
20µs / div



5V / div AC  
20µs / div



5V / div AC  
20µs / div




1V / div AC  
5ms / div




1V / div AC  
5ms / div


d.eps  
130697




1V / div AC  
5ms / div




2V / div AC  
5ms / div




0.5V / div AC  
10µs / div




2V / div AC  
5ms / div




0.2V / div AC  
5ms / div




20mV / div AC  
10ms / div




10V / div DC  
20µs / div




0.5V / div AC  
10ms / div




2V / div AC  
5ms / div




50mV / div AC  
10ms / div



2V / div AC  
5ms / div



0.2V / div AC  
5ms / div



2V / div AC  
5ms / div